Introduction

EE685, Fall 2024

Hank Dietz

http://aggregate.org/hankd/



Course Overview

- Sort-of like CPE380/480, but broader & deeper
- There will be *Verilog*, and you'll design stuff
- A lot more of the *advanced* stuff
 Fancy things inside processors
 Lots of memory & parallel architecture
- Higher-level models and/or simulation

```
module mul(ready, c, a, b, reset, clk);
parameter BITS = 32;
input [BITS-1:0] a, b;
input reset, clk;
output reg [BITS*2-1:0] c;
output reg ready;
reg [BITS-1:0] d;
reg [BITS-1:0] state;
reg [BITS:0] sum;
always @(posedge clk or posedge reset) begin
  if (reset) begin
    ready \leq 0;
    state <= 1;</pre>
    d <= a;
    c <= {{BITS{1'b0}}, b};</pre>
  end else begin
    if (state) begin
      sum = c[BITS*2-1:BITS] + d;
      c <= (c[0] ? {sum, c[BITS-1:1]} :</pre>
             (c >> 1));
      state <= {state[BITS-2:0], 1'b0};</pre>
    end else begin
      ready \leq 1;
    end
  end
end
endmodule
```

Verilog 32-bit Multiplier



Textbook



• The text is:

Computer Architecture, 6th Edition: A Quantitative Approach, by Patterson & Hennessy

- Same text as was used in CPE480... and optionally referenced here
- Lots of additional materials...

Grading & Such

- Four assignments, ~10% each
- Midterm exam, ~20%
- Final exam, ~40%
- Material cited from the text, from lectures, from canvas, or from the course URL: http://aggregate.org/EE685/
- You are expected to regularly attend class
- I try not to curve much; always in your favor

Course Content

- Precise content depends on you:
 - How many of you took CPE380? When?
 - How many of you took CPE480? When?

This course is sort-of ++CPE480...

• The syllabus is posted, but it is a little vague because things will vary significantly based on the backgrounds of students in the course

Course Content

Lectures	Торіс
1	Introduction
3	Verilog (project)
6	Pipelined RISC machine (project)
3	Instruction-level parallelism
1	Review for midterm
1	In-class midterm exam
3	Advanced processor internals (assignment)
5	Memory hierarchy and protection (assignment)
4	Scalable parallel processing and networking
1	Review for final exam

Me (and why I'm biased)

- Hank Dietz, ECE Professor and James F. Hardymon Chair in Networking
- Office: 203 Marksbury
- Research in parallel compilers & architectures:
 - Built 1st Linux PC cluster supercomputer
 - Antlr, AFNs, SWAR, FNNs, MOG, ...
 - Various awards & world records for best price/performance in supercomputing
- Lab: 108/108A Marksbury I have TOYS!











What is Advanced stuff?





What's inside a PC?











M-Unit Sales, Global Personal Electronics



https://www.grandviewresearch.com/industry-analysis/personal-consumer-electronics-market













Complexity is Increasing!

- Lots of things you use every day have
 BILLONS of components!
- You don't live long enough to know it all

Abstraction "Onion"

Applications	
Operating System	
HLLs	
Assembly Language	\setminus \setminus \setminus
Machine Code	$\setminus \setminus \setminus$
Fn Units & Modules	
Gates	
Transistors	
Materials	

Software Layers

- Applications...
- Operating Systems (OS)...
- High-Level Languages (HLLs) Aka, High Order Languages (HOLs)
 - Designed for humans to write & read
 - Modularity
 - Abstract data types, type checking
 - Assignment statements
 - Control constructs
 - I/O statements

Instruction Set Architecture

- ISA defines HW/SW interface
- Assembly Language
 - Operations match hardware abilities
 - Relatively simple & limited operations
 - Mnemonic (human readable?)
- Machine Language
 - Bit patterns 0s and 1s
 - Actually executed by the hardware



Hardware Layers

- Function-block organization (CPE380 stuff)
- Gates & Digital Logic (CPE282 stuff)
- Transistors
 - Used as bi-level (saturated) devices
 - Amplifiers, not just on/off switches
- Materials & Integrated Circuits
 - Implementation of transistors, etc.
 - Analog properties

Who Does What?

- Instruction Set Design, by Architect
 - Machine & Assembly Languages
 - "Computer Architecture"
 - Instruction Set Architecture / Processor
- Computer Hardware Design, by *Engineer*
 - Logic Design & Machine Implementation
 - "Processor Architecture"
 - "Computer Organization"

How does EE685 see this?

- A lot like CPE380/CPE480...
- Like CPE380, Verilog runs through it
- Focus is on the hardware/software interface
 - Models that guide design and use
 - Modules that enable or boost performance

8 Great Ideas

- Design for Moore's Law
- Abstraction
- Make the common case fast
- Pipelining
- Parallelism
- Prediction
- Hierarchy of memories
- Dependability via redundancy



Main topics for EE685

- Start with Verilog
- Review pipelined RISC (where CPE380 ends)
- Add instruction-level parallelism (SWAR, VLIW, SuperScalar...)
- Add advanced processor internals (floating point, interrupts)
- Add memory heirarchy (caches, virtualization)
- Add scalable parallelism (SIMD/GPU, MIMD, networking)